GD32C1x3ϵÁÐ
-
¸ÅÊö
-
²úÆ·×éºÏ
-
²úÆ·Ñ¡ÔñÆ÷
-
Îĵµ
¸ÅÊö
GD32C1x3ϵÁнÓÄÉCortex?-M4Äںˣ¬£¬£¬£¬´¦Öóͷ£Æ÷×î¸ßÖ÷Ƶ¿É´ï120MHz£¬£¬£¬£¬¼¯³ÉÁËÍêÕûµÄDSPÖ¸Á¡¢²¢ÐÐÅÌËãÄÜÁ¦ºÍרÓõ¥¾«¶È¸¡µãÔËË㵥λ(FPU)¡£¡£¡£¡£¡£Å䱸ÁË64KBµ½128KBµÄǶÈëʽFlash¼°20KBµ½32KBµÄSRAM¡£¡£¡£¡£¡£
ΪӦ¶ÔÖ÷Á÷ÐÍ¿ª·¢ÐèÇóµÄͨÓýӿڣ¬£¬£¬£¬°üÀ¨¶à´ï3¸öUSART¡¢2¸öUART¡¢3¸öSPI¡¢2¸öI2C¡¢2¸öI2SÒÔ¼°1¸öUSB¡¢2¸öCAN-FDÄ£¿£¿£¿£¿£¿é¡£¡£¡£¡£¡£Å䱸ÁË2¸öÍÌÍÂÁ¿¸ß´ï2.6MSPSµÄ12-bit¸ßËÙADC£¬£¬£¬£¬ÕâÓÐÖúÓÚµç»ú¿ØÖƵÈÓ¦ÓÃʵÏÖ¸ü¸ßµÄ¾«¶È¡£¡£¡£¡£¡£²¢Ö§³Ö16¸ö¿É¸´ÓÃͨµÀ¼°16-bitÓ²¼þ¹ý²ÉÑùÂ˲¨¹¦Ð§ºÍÇø·ÖÂÊ¿ÉÉèÖù¦Ð§£¬£¬£¬£¬»¹ÓµÓÐ2¸ö12λDAC¡£¡£¡£¡£¡£
оƬÒѽÓÄÉ1.8V-3.6V¿íµçѹ¹©µç£¬£¬£¬£¬I/O¿Ú¿ÉÔâÊÜ5Vµçƽ¡£¡£¡£¡£¡£È«ÐÂÉè¼ÆµÄµçѹÓòÖ§³Ö¸ß¼¶µçÔ´ÖÎÀí²¢ÌṩÁËÈýÖÖÊ¡µçģʽ¡£¡£¡£¡£¡£ÖÜÈ«ÊÊÓÃÓÚ¹¤Òµ¿ØÖÆ¡¢ÎïÁªÍø¡¢ÏûºÄµÈ¶àÖÖÓ¦Óᣡ£¡£¡£¡£
²úÆ·Ñ¡ÔñÆ÷
8ÌõЧ¹û
|
Part No.
|
Core
|
Series
GD32C113
GD32C103
|
Package
QFN36
LQFP64
LQFP48
LQFP100
|
Max Speed (MHz)
|
Flash (Bytes)
|
SRAM (Bytes)
|
I/O
up to 80
up to 51
up to 37
up to 26
|
GPTM (32bit)
|
GPTM (16bit)
|
Advanced TM (16bit)
|
HRTM
|
Basic TM (64bit)
|
Basic TM (32bit)
|
Basic TM (16bit)
|
LPTM (32bit)
|
LPTM (16bit)
|
SysTick (64bit)
|
SysTick (24bit)
|
WDG
|
RTC
|
USART+UART
2+0
3+2
3+0
|
LPUART
|
I2C
|
QSPI
|
SPI
|
I2S
|
CAN 2.0B
|
USB 2.0
|
Ethernet
|
SDIO
|
EtherCAT Slave Controller
|
MFCOM
|
LIN
|
LCD-TFT
|
MIPI-DSI
|
Segment LCD
|
Camera
|
IPA
|
SAI
|
TMU
|
EXMC
|
CEC
|
14bit ADC Units (CHs)
|
12bit ADC Units (CHs)
2(16)
2(10)
|
12bit DAC Units
|
Comp
|
IEEE 802.11
|
Bluetooth
|
Dflash(Bytes)
|
SENT
|
Functional Safety
|
Security
|
Temperature Range(TA)
|
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Cortex?-M4 | GD32C113 | QFN36 | 120 | 128K | 32K | up to 26 | 0 | 4 | 1 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 1 | 0 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(10) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex?-M4 | GD32C113 | LQFP48 | 120 | 128K | 32K | up to 37 | 0 | 10 | 1 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 4 | 0 | 3 | 2 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(10) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex?-M4 | GD32C113 | LQFP64 | 120 | 128K | 32K | up to 51 | 0 | 10 | 2 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 0 | 3 | 2 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex?-M4 | GD32C113 | LQFP100 | 120 | 128K | 32K | up to 80 | 0 | 10 | 2 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 0 | 3 | 2 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex?-M4 | GD32C103 | QFN36 | 120 | 128K | 32K | up to 26 | 0 | 4 | 1 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 2+0 | 0 | 4 | 0 | 1 | 0 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(10) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex?-M4 | GD32C103 | LQFP48 | 120 | 128K | 32K | up to 37 | 0 | 10 | 1 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+0 | 0 | 4 | 0 | 3 | 2 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(10) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex?-M4 | GD32C103 | LQFP64 | 120 | 128K | 32K | up to 51 | 0 | 10 | 2 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 0 | 3 | 2 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Cortex?-M4 | GD32C103 | LQFP100 | 120 | 128K | 32K | up to 80 | 0 | 10 | 2 | 0 | 2 | 0 | 2 | 0 | 0 | 0 | 1 | 2 | 1 | 3+2 | 0 | 4 | 0 | 3 | 2 | 2 x FD | FS OTG | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 2(16) | 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
ÊÖÒÕÎĵµ
ËÑË÷
-
Êý¾ÝÊֲᣨ2£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
2026-02-04
-
2025-07-29
Õö¿ªËùÓÐÎĵµ
-
-
Óû§Êֲᣨ2£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
2025-08-01
-
2025-02-20
Õö¿ªËùÓÐÎĵµ
-
-
Ó¦ÓÃÌõ¼Ç£¨33£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN311 ÊÊÓÃÓÚArm Cortex-M´¦Öóͷ£Æ÷µÄGD32 Embedded BuilderÊèÉ¢¼ÓÔØËµÃ÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN200 ÊÊÓÃÓÚArm Cortex-M´¦Öóͷ£Æ÷µÄGD32 Embedded BuilderÁ´½Ó¾ç±¾Îļþ˵Ã÷_Rev1.0
2026-01-26
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN164 Dhrystone Porting Guide Based on GD32 MCU_Rev1.0
2025-12-05
-
2025-12-05
-
¶©ÔĸÃÎļþÒÔ»ñÈ¡¸üÐÂ֪ͨ
ÄúÒѶ©ÔÄ´ËÎļþµÄ¸üÐÂ֪ͨ
AN072 GD32E113&C113ÓëGD32E103&C103ϵÁмäµÄ²î±ð_Rev1.1
2025-10-17
-
2024-11-25
-
2022-04-21
-
2022-04-21
-
2022-04-21
-
2022-04-21
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2022-12-08
-
2024-12-20
-
2025-08-01
-
2022-12-08
-
2022-12-08
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-12-20
-
2024-06-04
-
2023-08-28
-
2023-08-28
-
2023-08-28
-
2024-07-11
-
2025-08-01
-
2025-08-01
-
2025-08-15
Õö¿ªËùÓÐÎĵµ
-
-
¹Ì¼þ¿â£¨2£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
2026-02-11
-
2026-02-11
Õö¿ªËùÓÐÎĵµ
-
-
²å¼þ£¨2£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
2025-10-27
-
2025-10-27
Õö¿ªËùÓÐÎĵµ
-
-
¿ª·¢°å×ÊÁÏ£¨2£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
2025-10-27
-
2025-10-27
Õö¿ªËùÓÐÎĵµ
-
-
ÆäËûÈí¼þ£¨5£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
2026-01-21
-
2026-01-29
-
2026-01-29
-
2026-01-29
-
2025-12-19
Õö¿ªËùÓÐÎĵµ
-
-
CAD×ÊÁÏ£¨2£©
Ãû³Æ
EN
CN
Ðû²¼Ê±¼ä
-
2025-12-19
-
2025-12-19
Õö¿ªËùÓÐÎĵµ
-